A Si-Compatible Fabrication Process for Scaled Self-Aligned InGaAs FinFETs

Alon Vardi, Jianqiang Lin, Wenjie Lu, Xin Zhao and Jesús A. del Alamo

Microsystems Technology Laboratories, MIT May 23, 2017

Sponsors: DTRA (HDTRA 1-14-1-0057), NSF E3S STC (grant #0939514) Lam Research



Outline

- Motivation
- Process technology
- Electrical characteristics
- Late news
- Conclusions

Historical evolution: InGaAs High-Electron Mobility Transistor

Transconductance $(g_m = dI_D/dV_{GS})$: 3500 3000 InGaAs 2500 InAlAs g_m (μS/μm) channel barrier InGaAs HEMT 2000 1500 1000 500 0 1980 1990 2000 2010 2020 Year

• Superior electron transport properties in InGaAs

InGaAs MOSFETs vs. HEMTs

High-Electron Mobility Transistor



• Superior electron transport properties in InGaAs

InGaAs MOSFETs vs. HEMTs

High-Electron Mobility Transistor



- Superior electron transport properties in InGaAs
- InGaAs planar MOSFET performance exceeds that of High Electron Mobility Transistors (HEMT)

Atomic Layer Deposition (ALD) of gate oxide

ALD eliminates residual native oxides that pin Fermi level

→ "Self cleaning"



- First with Al₂O₃, then with other high-K dielectrics
- First in GaAs, then in other III-Vs

InGaAs planar Quantum-Well MOSFETs short-channel effects



- Short-channel effects limit scaling to L_g~40 nm
- 3D transistors required for further scaling

FinFETs



22 nm Process

14 nm Process

8

- FinFETs used in state-of-the-art Si CMOS
- Good balance of SCE and high ON current per footprint



• Demonstrations to date: $W_f \ge 15 \text{ nm}$, $AR_c \le 2$

Goal: Sub-10 nm W_f Self-aligned III-V FinFETs



- Deeply scaled W_f , L_g and EOT
- High channel aspect ratio (AR_c)
- Self-aligned contacts
- CMOS-compatible processes and materials in frontend

From InGaAs HEMT to finFET



InGaAs HEMT

del Alamo, CS MANTECH 2011



InGaAs Planar MOSFET

Lin, CS MANTECH 2015

SiO₂ 25 nm Mo 25 nm HSQ 100 nm fin

- Contact first
- Gate recess

InGaAs FinFET

Vardi, CSMANTECH 2017

Fin definition: RIE + Digital etch



• $BCl_3/SiCl_4/Ar RIE$:

smooth, vertical sidewalls and high aspect ratio (>10)

• Digital etch (DE):

self-limiting O₂ plasma oxidation + H₂SO₄ oxide removal

Zhao, EDL 2014 Vardi, VLSI 2016



- Highly doped cap
- 40 nm thick channel layer
- Delta doping underneath



- o Sputtered W/Mo contact
- CVD SiO₂ hard mask



- Sputtered W/Mo contact
- o CVD SiO₂ hard mask
- Gate lithography
- Gate recess (Dry): SiO₂/W/Mo
- Active area definition



- Sputtered W/Mo contact
- CVD SiO₂ hard mask
- Gate lithography
- Gate recess (Dry): SiO₂/W/Mo
- Active area definition
- Gate recess (Wet): Cap etch







- Double gate FinFET
- HfO₂, gate oxide EOT = 0.6 nm



- Fin pitch: 200 nm
- 10-50 fins/device

- Sputtered W/Mo contact
- CVD SiO₂ hard mask
- o Gate lithography
- Gate recess (Dry):
 SiO₂/W/Mo
- o Active area definition
- Gate recess (Wet): Cap etch
- o Fin Lithography
- o Fin etch
- o Digital etching
- ALD gate dielectric deposition
- o Mo gate sputtering
- Gate head photo and pattern
- o ILD1 deposition
- Via opening
- o Pad formation

Long-channel characteristics, $W_f=22 \text{ nm}, L_g=0.5 \mu \text{m}$



- S_{lin}=68 mV/dec
- Negligible DIBL
- Good electrostatic control over dry etched sidewalls

Most aggressively scaled FinFET

W_f=7 nm, L_g=30 nm, H_c=40 nm (AR=5.7), EOT=0.6 nm:



21

L_g and EOT scaling (W_f~20 nm)



W_f Scaling





Non-ideal W_f scaling

- $W_f \downarrow \rightarrow g_m \downarrow$
- $W_f \downarrow \rightarrow Constant S_{min}$
- D_{it} (~5x10¹² cm⁻².eV⁻¹)
- mobility degradation
- line edge roughness?...

Benchmark



Benchmark

 $g_{\rm m}$ normalized by fin width



- Si > III-V
- MIT FinFETs > all other III-V FInFETs

Post deadline results



Post deadline results - Benchmark



Conclusions

- Novel self-aligned gate-last FinFET:
 - Self-aligned gate to contact metals
 - CMOS process compatibility
 - Sub-10 nm fin width
 - $-AR_c>1$
 - Double-gate FinFET
- Excellent performance and short-channel effects in devices with L_g=30 nm and W_f=22 nm
- Demonstrated subthreshold swing of 65 mV/dec in short channel devices
- Still short of Si FinFETs performance

Thank you !